This document presents research on using compiler-controlled power reduction techniques on an Android platform with multiple cores. It discusses how the OSCAR compiler estimates execution times and schedules tasks to cores at different frequencies/voltages to meet deadlines while minimizing power. Experiments were conducted on an ODROID-X2 board with an Exynos4412 quad-core chip to evaluate parall
![Oscar compiler for power reduction](https://cdn-ak-scissors.b.st-hatena.com/image/square/d8fe3a95a6ce392f983e9a7de4d6471f7505a408/height=288;version=1;width=512/https%3A%2F%2Fcdn.slidesharecdn.com%2Fss_thumbnails%2Foscarcompilerforpowerreduction-130926162154-phpapp02-thumbnail.jpg%3Fwidth%3D640%26height%3D640%26fit%3Dbounds)