InfoQ Software Architects' Newsletter A monthly overview of things you need to know as an architect or aspiring architect. View an example
Presentation at Strata Data Conference 2018, New York The controller is the brain of Apache Kafka. A big part of what the controller does is to maintain the consistency of the replicas and determine which replica can be used to serve the clients, especially during individual broker failure. Jun Rao outlines the main data flow in the controller—in particular, when a broker fails, how the controller
RAIL を簡単に紹介する 主に Googler が、という趣ですが今年に入ってから RAIL というパフォーマンスモデルが紹介される機会が増えてきました。 RAIL は Response / Animation / Idle / Load の頭文字をとった命名で「アプリケーションのライフサイクルの観点から、それぞれのフェーズの基準時間(限界時間)を示したもの」です。 手前味噌ながら Webパフォーマンスにおけるイニシャライズとランタイム で紹介したうちの「ランタイム」部分が細分化されて、それぞれに基準時間を割り当てたようなイメージです。 Idle や Animation あたりの時間は紹介する人・タイミングによって多少ブレている印象ですが、大まかに以下のような感じです。 Response : 100ms 「UI が操作されたときユーザーにレスポンスするまでの応答時間は 100ms 以内」
Jean Dagenais published a great response on a mechanical-sympathy thread to Gil Tene's article, The Black Magic Of Systematically Reducing Linux OS Jitter. It's full of helpful tools for tracking down jitter problems. I apologize for the incomplete attribution. I did not find a web presence for Jean. To complement the great information I got on the “Systematic Way to Find Linux Jitter”, I have cre
principles of high performance programs Monday, December 10th, 2012 by arvid This article is an attempt to sum up a small number of generic rules that appear to be useful rules of thumb when creating high performing programs. It is structured by first establishing some fundamental causes of performance hits followed by their extensions. memory latency A significant source of performance degradatio
Configuring and Tuning HP ProLiant Servers for Low-Latency Applications White Paper Abstract This document is intended to assist HP customers in configuring, tuning, and optimizing HP ProLiant servers for ultra low-latency applications. Part Number: 581608-005 April 2013 Edition: 5 © Copyright 2009, 2013 Hewlett-Packard Development Company, L.P. The information contained herein is subject to chan
1 Tuning Systems for TCP/IP Performance on High Latency Networks Worldwide LHC Computing Grid Tier-2 Workshop in Asia Mark Bowden, Wenji Wu, Matt Crawford (bowden@fnal.gov, wenji@fnal.gov, crawdad@fnal.gov) 01 Dec 2006 2 TCP_buffer_size = RTT * BW 160 KBytes = 125 msec * 10 Mbps 1.6 MBytes = 125 msec * 100 Mbps 16 MBytes = 125 msec * 1000 Mbps 160 MBytes = 125 msec * 10000 Mbps example: Chicago-CE
リリース、障害情報などのサービスのお知らせ
最新の人気エントリーの配信
処理を実行中です
j次のブックマーク
k前のブックマーク
lあとで読む
eコメント一覧を開く
oページを開く