Welcome to Chip Architect

address generator ALU branch miss prediction penalty branch prediction cache cache hit cache miss data cache dynamic predictor instruction cache instruction decoder instruction pipeline instruction pre-fetch instruction sheduler renamed register file macro-op micro-op predictor selector processor processor pipeline hyper pipelining hyper threading simultaneous multi threading static predictor trac