MVSIS: Logic Synthesis and Verificationoverview The MVSIS group at Berkeley studies logic synthesis and verification for VLSI design. The main focus is on new optimization algorithms that improve the quality of circuits generated by automatic synthesis tools and, at the same time, are scalable for practical use. history Most of the algorithms developed by our group are incorporated in an open-source program called MVSIS which is the su
